Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Logical and physical address field size reduction by alignment-constrained writing technique

Logical and physical address field size reduction by alignment-constrained writing technique

US Patent 10423349 · Granted Sep 24, 2019

Estimated economic value: $27,533,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Handling write data burst for improved performance and resource usage2024
Storage system and method for preserving overwritten data to allow a future roll2024
Smart mapping table update post background operations2020
Multi-tier memory management2019
Garbage collection based on queued and/or selected write commands2018
Self-describing cluster association2018
Memory system and method for reducing read disturb errors2018
Method and system for managing data in non-volatile memory2018
System and method for tracking block level mapping overhead in a non-volatile me2018
Method and system for compacting data in non-volatile memory2018
Method and system for managing background operations in a multi-layer memory2017
Method and system for asynchronous die operations in a non-volatile memory2017