Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Layouting of interconnect lines in integrated circuits

US Patent 10417377 · Granted Sep 17, 2019

Estimated economic value: $3,647,000

Assignee

Inventors

View full patent text on Google Patents →