Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › FPGA having programmable powered-up/powered-down logic tiles, and method of configuring and operating same

FPGA having programmable powered-up/powered-down logic tiles, and method of configuring and operating same

US Patent 10411712 · Granted Sep 10, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Modular field programmable gate array, and method of configuring and operating t2025
Modular field programmable gate array, and method of configuring and operating t2025
Comparator testing circuit and testing method thereof2025
Multiplier-accumulator circuitry, and processing pipeline including same2025
Coarse floating point accumulator circuit, and MAC processing pipelines includin2025
Configurable MAC pipelines for finite-impulse-response filtering, and methods of2025
MAC processing pipeline using filter weights having enhanced dynamic range, and 2024
Mac processing pipeline having conversion circuitry, and methods of operating sa2024
Processing circuit and processing method thereof2024
Multiplier-accumulator processing pipelines and processing component, and method2024
Multiplier-accumulator processing pipelines and processing component, and method2024
Process of routing tile-to-tile interconnects of an FPGA, and method of manufact2024