Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Protection from ESD during the manufacturing process of semiconductor chips

Protection from ESD during the manufacturing process of semiconductor chips

US Patent 10388594 · Granted Aug 20, 2019

Estimated economic value: $10,093,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Leadframe with varying thicknesses and method of manufacturing semiconductor pac2025
Capless semiconductor package with a micro-electromechanical system (mems)2025
Method of manufacturing semiconductor devices and corresponding semiconductor de2025
Lead stabilization in semiconductor packages2025
Lead frame for improving adhesive fillets on semiconductor die corners2024
Leadframe package with pre-applied filler material2024
Leadframe package with pre-applied filler material2024
Die embedded in substrate with stress buffer2024
Compact leadframe package2024
Capless semiconductor package with a micro-electromechanical system (MEMS)2024
Semiconductor package having die pad with cooling fins2023
Semiconductor device with frame having arms2023