Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock divide-by-three circuit

Clock divide-by-three circuit

US Patent 10379570 · Granted Aug 13, 2019

Estimated economic value: $62,590,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mitigating gain mismatch interference in analog-to-digital converter circuitry2025
Gain calibration with quantizer offset settings2025
Low-latency time-to-digital converter with reduced quantization step2024
Delay-tracking biasing for voltage-to-time conversion2023
Low current line termination structure2022
Phase noise compensation in digital beamforming radar systems2021
Latency synchronization across clock domains2021
Method and apparatus for psuedo-random interleaved analog-to-digital converter u2021
Duty-cycle correction using balanced clocks2021
Duty-cycle correction using balanced clocks2021
Embedded variable output power (VOP) in a current steering digital-to-analog con2020
Circuit for and method of receiving data in an integrated circuit2020