Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Gated bipolar junction transistors, memory arrays, and methods of forming gated bipolar junction transistors

Gated bipolar junction transistors, memory arrays, and methods of forming gated bipolar junction transistors

US Patent 10373956 · Granted Aug 6, 2019

Estimated economic value: $11,989,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for generating logical-to-physical tables for wear-leveling2025
Memory error tracking and logging2025
Decoding status flag techniques for memory circuits2025
Memory system having combined high density, low bandwidth and low density, high 2025
Circuit for high-sensitivity radiation sensing2024
Minimally invasive thrombectomy2024
Memory error tracking and logging2024
Data corruption tracking for memory reliability2023
Memory system having combined high density, low bandwidth and low density, high 2023
Memory system having combined high density, low bandwidth and low density, high 2022
Memory operations with consideration for wear leveling2022
Minimally invasive thrombectomy2022