Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing idle cycles during LDPC decoding

Method and apparatus for reducing idle cycles during LDPC decoding

US Patent 10367527 · Granted Jul 30, 2019

Estimated economic value: $13,773,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Compression accelerator card and method of simulating hard disk mode to access t2025
Hot/cold address/data determination using hash addresses for a data storage syst2024
Systems and methods for a data storage system2022
Data compression using reduced numbers of occurrences2022
Hardware friendly data compression2021
Hardware friendly data decompression2021
Hardware friendly data decompression2021
Systems and methods for decoding error correcting codes2021
Hardware friendly data compression2021
Systems and methods for decoding bose-chaudhuri-hocquenghem encoded codewords2020
Systems and methods for decoding low density parity check encoded codewords2020
Method and apparatus for improved data recovery in data storage systems2020