Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Jitter reduction techniques when using digital PLLs with ADCs and DACs

Jitter reduction techniques when using digital PLLs with ADCs and DACs

US Patent 10367516 · Granted Jul 30, 2019

Estimated economic value: $46,204,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Tool positioning for medical instruments with working channels2025
Condensed coherence directory entries for processing-in-memory2025
Zero value memory access optimization2025
Reusing remote registers in processing in memory2024
Instrument calibration2024
DRAM row management for processing in memory2024
Mechanism for reducing coherence directory controller overhead for near-memory c2024
Mechanism for reducing coherence directory controller overhead for near-memory c2023
Branch target filtering based on memory region access count2023
Controlling prediction functional blocks used by a branch predictor in a process2022
Object capture with a basket2022
Automated endoscope calibration2021