Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Single event upset (SEU) mitigation for FinFET technology using fin topology

Single event upset (SEU) mitigation for FinFET technology using fin topology

US Patent 10366999 · Granted Jul 30, 2019

Estimated economic value: $44,588,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for SEU detection and correction2025
Designing single event upset latches2023
Single event latch-up (SEL) mitigation detect and mitigation2021
Single event latch-up (SEL) mitigation techniques2020
Circuit for and method of storing data in an integrated circuit device2020
Circuit for and method of storing data in an integrated circuit device2019
Circuit for and method of enabling the selection of a circuit2018
Circuit for and method of preventing multi-bit upsets induced by single event tr2017
Mitigation of single event latchup2017
Selection of logic paths for redundancy2016
Master-slave flip-flops and methods of implementing master-slave flip-flops in a2016
Integrated circuit package with thermal neutron shielding2016