{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Power management of memory chips based on working set size", "item": "https://www.patentleaderboard.com/patent/10365843"}]}

Home › Power management of memory chips based on working set size

Power management of memory chips based on working set size

US Patent 10365843 · Granted Jul 30, 2019

Estimated economic value: $29,864,000 ⓘ

Assignee

Intel

Inventors

Travis T. Schluessler (189 patents)
Prasoonkumar Surti (269 patents)
Aravindh Anantaraman (59 patents)
Abhishek R. Appu (505 patents)
Joydeep Ray (501 patents)
Altug Koker (492 patents)
Balaji Vembu (296 patents)

View full patent text on Google Patents →