Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating a JFET transistor within an integrated circuit and corresponding integrated circuit

Method for fabricating a JFET transistor within an integrated circuit and corresponding integrated circuit

US Patent 10361188 · Granted Jul 23, 2019

Estimated economic value: $12,547,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low leakage MOSFET supply clamp for electrostatic discharge (ESD) protection2023
Electronic device for ESD protection2022
Low leakage MOSFET supply clamp for electrostatic discharge (ESD) protection2021
Integrated silicon controlled rectifier (SCR) and a low leakage SCR supply clamp2021
Electronic device for ESD protection2019
Electronic device for ESD protection2018
Device for protection against electrostatic discharges2018
Electronic device, in particular for protection against overvoltages2018
High-performance device for protection from electrostatic discharge2016
Electronic device for ESD protection2016
Integrated circuit comprising a MOS transistor having a sigmoid response and cor2016
High-performance device for protection from electrostatic discharge2016