Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit for and method of implementing a bursty clock and data recovery circuit using an eyescan detection circuit

Circuit for and method of implementing a bursty clock and data recovery circuit using an eyescan detection circuit

US Patent 10348312 · Granted Jul 9, 2019

Estimated economic value: $46,567,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fast clock domain crossing architecture for high frequency trading (HFT)2024
Fast line rate switching in peripheral component interconnect express (PCIe) ana2023
Method for time stamping with increased accuracy2023
Circuit for and method of processing a data stream2021
Receiver for and method of implementing a receiver in an integrated circuit devi2020
Low latency receiver2020
Self-measurement of phase interpolator non-linearity in a transceiver2019
Self-measurement of phase interpolator non-linearity in a transceiver2019
Systems and methods for measuring latency of data buffers2019
Numerically controlled oscillator for fractional burst clock data recovery appli2018
SERDES receiver oversampling rate2016
Lane-to-lane de-skew for transmitters2016