Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reducing tip-to-tip distance between end portions of metal lines formed in an interconnect layer of an integrated circuit (IC)

Reducing tip-to-tip distance between end portions of metal lines formed in an interconnect layer of an integrated circuit (IC)

US Patent 10347579 · Granted Jul 9, 2019

Estimated economic value: $18,350,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Guiding an unmanned aerial vehicle using multi-point guidance2025
FinFETs and methods for forming the same2021
Self-aligned quadruple patterning process for Fin pitch below 20nm2020
FinFETs and methods for forming the same2019
Reducing tip-to-tip distance between end portions of metal lines formed in an in2019
Method and apparatus of multi threshold voltage CMOS2019
Metal-oxide semiconductor (MOS) standard cells employing electrically coupled so2019
Integrated circuits including a FinFET and a nanostructure FET2019
FinFETs and methods for forming the same2019
Forming self-aligned vertical interconnect accesses (VIAs) in interconnect struc2019
Standard cell circuits employing voltage rails electrically coupled to metal shu2019
Semiconductor device having an airgap defined at least partially by a protective2018