Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory circuit and method for operating a first MRAM and a second MRAM set of memory cells configured to operate in a direct access mode and/or refresh mode

Memory circuit and method for operating a first MRAM and a second MRAM set of memory cells configured to operate in a direct access mode and/or refresh mode

US Patent 10347312 · Granted Jul 9, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Buried power rails integrated with decoupling capacitance2025
Semiconductor dies and devices with frontside and backside coils for inductive c2025
Semiconductor structure and method for forming a semiconductor structure2025
Semiconductor dies and devices with a coil for inductive coupling2025
Set-reset circuit architecture2025
Regulated negative charge pump circuitry and methods2025
Concurrent memory access operations2024
Circuits and methods for set and reset signals2024
Memory power-gating techniques2024
Concurrent access techniques utilizing wordlines with the same row address in si2023
Memory power-gating techniques2022
Sensing techniques for resistive memory2022