Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › State retention circuit that retains data storage element state during power reduction mode

State retention circuit that retains data storage element state during power reduction mode

US Patent 10340894 · Granted Jul 2, 2019

Estimated economic value: $17,944,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

ROM/OTP patching using ECC/parity manipulation2025
External nonvolatile memory with additional functionality2024
Interface between processing unit and an external nonvolatile memory2023
Flip-flop with input and output select and output masking that enables low power2023
System, apparatus and method for mitigating digital interference within radio fr2022
High-speed synchronizer with lower metastability failure rate2021
Configurable clock buffer for multiple operating modes2021
State retention circuit that retains data storage element state during power red2020
State retention circuit that retains data storage element state during power red2020
Low-power communication apparatus with wakeup detection and associated methods2019
ECC memory controller to detect dangling pointers2019
ECC memory controller supporting secure and non-secure regions2019