Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock tree structure in a memory system

Clock tree structure in a memory system

US Patent 10339075 · Granted Jul 2, 2019

Estimated economic value: $16,923,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Crosstalk cancellation for signal lines2025
Apparatuses and methods for coupling a plurality of semiconductor devices2025
Apparatuses and methods for coupling a plurality of semiconductor devices2025
Channel modulation for a memory device2025
Channel modulation for a memory device2025
Apparatuses including ball grid arrays and associated systems2025
Memory device interface and method2025
Communicating data with stacked memory dies2025
Memory device interface and method2025
Time-variable decision feedback equalization2025
Multi-level signaling in memory with wide system interface2025
Termination for pulse amplitude modulation2025