Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimizing memory mapping(s) associated with network nodes

Optimizing memory mapping(s) associated with network nodes

US Patent 10339065 · Granted Jul 2, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System-on-a-chip (SoC) based fast path enabler for data applications2024
System-on-a-chip (SoC) based fast path enabler for data applications2024
TCP segmentation offload in a server on a chip2021
Managing a data packet for an operating system associated with a multi-node syst2020
Managing a data packet for an operating system associated with a multi-node syst2020
Managing a data packet for an operating system associated with a multi-node syst2020
Memory page request for optimizing memory page latency associated with network n2019
Memory page request for optimizing memory page latency associated with network n2019
Memory page request for optimizing memory page latency associated with network n2019
Multiple-queue integer coalescing mapping algorithm with shared based time2018
Multiple-queue integer coalescing mapping algorithm with shared based time2018
Flow pinning in a server on a chip2017