Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › EPI integrality on source/drain region of FinFET

EPI integrality on source/drain region of FinFET

US Patent 10332980 · Granted Jun 25, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for fabricating vertical transistor having a silicided bottom2021
Vertical transistor having a silicided bottom and method for fabricating thereof2020
Vertical transistor having dual work function materials and method for fabricati2020
Semiconductor device manufacturing method with reduced gate electrode height los2020
Methods of facilitating fabricating transistors2016
Fet structure for minimum size length/width devices for performance boost and mi2016