{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "System and method for visualization and analysis of a chip view including multiple circuit design revisions", "item": "https://www.patentleaderboard.com/patent/10331843"}]}

Home › System and method for visualization and analysis of a chip view including multiple circuit design revisions

System and method for visualization and analysis of a chip view including multiple circuit design revisions

US Patent 10331843 · Granted Jun 25, 2019

Assignee

Intel

Inventors

Choi Phaik Chin (5 patents)
Teik Chuan Tan (1 patents)
Kian Yong Tiu (1 patents)

View full patent text on Google Patents →