Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Loop optimization for implementing circuit designs in hardware

Loop optimization for implementing circuit designs in hardware

US Patent 10331836 · Granted Jun 25, 2019

Estimated economic value: $94,957,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Software defined neural network layer pipelining2024
Static block scheduling in massively parallel software defined hardware systems2024
Synthesis flow for data processing engine array applications relying on hardware2023
Synthesis flow for data processing engine array applications relying on hardware2023
Compaction of multiplier and adder circuits2023
Data flow graph refinement using range set information for improved synthesis2023
Data flow graph refinement using range set information for improved synthesis2023
Machine learning runtime library for neural network acceleration2023
Multi-layer neural network processing by a neural network accelerator using host2023
Visualization of data buses in circuit designs2023
Visualization of data buses in circuit designs2023
Neural network processing system having host controlled kernel acclerators2023