Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Deadlock avoidance in a multi-processor computer system with extended cache line locking

Deadlock avoidance in a multi-processor computer system with extended cache line locking

US Patent 10331576 · Granted Jun 25, 2019

Estimated economic value: $2,152,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cache governance in a computing environment with multiple processors2025
Castout handling in a distributed cache topology2024
Castout handling in a distributed cache topology2024
Shadow pointer directory in an inclusive hierarchical cache2024
Cable pair concurrent servicing2024
Remote access array2024
System coherency protocol2024
Preventing extraneous messages when exiting core recovery2023
System event broadcast synchronization across hierarchical interfaces2023
Lateral persistence directory states2023
Controller address contention assumption2022
Queue management for multiway queues2022