Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Drain ledge for self-aligned gate and independent channel region and drain-side ridges for SLCFET

Drain ledge for self-aligned gate and independent channel region and drain-side ridges for SLCFET

US Patent 10325982 · Granted Jun 18, 2019

Estimated economic value: $101,510,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Graphene/nanostructure FET with self-aligned contact and gate2024
Superconducting airbridge crossover using superconducting sacrificial material2022
Passivated transistors2022
Leveraging air/water current variability for sensor network verification and sou2021
Trilayer Josephson junction structure with small air bridge and no interlevel di2021
Sacrificial layer for channel surface retention and inner spacer formation in st2021
Field effect transistor structures2021
Castellated superjunction transistors2021
Castellated superjunction transistors2021
Castellated superjunction transistors2021
Castellated superjunction transistors2021
Low power combustible gas sensing2021