Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for generating wire loop profiles for wire loops, and methods for checking for adequate clearance between adjacent wire loops

Methods for generating wire loop profiles for wire loops, and methods for checking for adequate clearance between adjacent wire loops

US Patent 10325878 · Granted Jun 18, 2019

Estimated economic value: $5,232,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods of forming wire interconnect structures and related wire bonding tools2025
Methods of determining a sequence for creating a plurality of wire loops in conn2024
Methods of determining a sequence for creating a plurality of wire loops in conn2024
Methods of calibrating an ultrasonic characteristic on a wire bonding system2024
Methods of forming wire interconnect structures and related wire bonding tools2024
Methods of optimizing clamping of a semiconductor element against a support stru2024
Methods of operating a wire bonding machine, including methods of monitoring an 2024
Methods of operating a wire bonding machine, including methods of monitoring an 2023
Methods of optimizing clamping of a semiconductor element against a support stru2022
Methods for generating wire loop profiles for wire loops, and methods for checki2022
Methods for generating wire loop profiles for wire loops, and methods for checki2022
Methods for generating wire loop profiles for wire loops, and methods for checki2020