Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus for reducing power consumption within embedded systems

Methods and apparatus for reducing power consumption within embedded systems

US Patent 10324891 · Granted Jun 18, 2019

Estimated economic value: $140,625,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System on a chip with always-on processor2025
System on a chip with always-on component with powered-down configurations to pr2024
Secure reduced power mode2024
Securely signing configuration settings2023
Control of a computer system in a power-down state2022
Audio accessibility assistance2021
System on a chip with always-on processor2021
Secure data access between computing devices using host-specific key2021
System on a chip with fast wake from sleep2021
Methods and apparatus for reducing power consumption within embedded systems2020
Methods and apparatus for reducing power consumption within embedded systems2020
Methods and apparatus for reducing power consumption within embedded systems2020