Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Pattern based estimation of errors in ADC

Pattern based estimation of errors in ADC

US Patent 10320405 · Granted Jun 11, 2019

Estimated economic value: $23,253,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Analog-to-digital converter (ADC) having linearization circuit with reconfigurab2025
Analog-to-digital converter (ADC) having linearization circuit with reconfigurab2025
Analog-to-digital converter (ADC) having selective comparator offset error track2025
Metastability error detection and BER improvement technique in pipelined ADCs2025
Dithering techniques for analog-to-digital converters2025
Voltage-to-delay converter2025
Mitigating gain mismatch interference in analog-to-digital converter circuitry2025
Pretap equalizable continuous time linear equalizer2025
Calibration in non-linear multi-stage delay-to-digital conversion circuits2025
Balun with improved common mode rejection ratio2025
Noise-shaping of additive dither in analog-to-digital converters2025
Lookup table for non-linear systems2025