Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low-overhead mechanism to detect address faults in ECC-protected memories

Low-overhead mechanism to detect address faults in ECC-protected memories

US Patent 10319461 · Granted Jun 11, 2019

Estimated economic value: $16,707,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Device, system and method for memory repair with multi-cell switching2025
Two-level main memory hierarchy management2025
Data multiplexer single phase flip-flop2024
Method and system for providing minimal aliasing error correction code2023
Scalable polylithic on-package integratable apparatus and method2023
Innovative way to design silicon to overcome reticle limit2022
Programmable data bus inversion and configurable implementation2022
Techniques for setting a 2-level auto-close timer to access a memory device2022
Multi-bit read-only memory device2021
Memory device with local cache array2021
System, apparatus and method for application specific address mapping2021
Fast search of error correction code (ECC) protected data in a memory2021