Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for improving spurious free dynamic range (SFDR) and signal-to-noise-and-distortion ratio (SNDR) of capacitor-resistor combined successive approximation register (SAR) analog-to-digital converter (ADC) by capacitor re-configuration

Method for improving spurious free dynamic range (SFDR) and signal-to-noise-and-distortion ratio (SNDR) of capacitor-resistor combined successive approximation register (SAR) analog-to-digital converter (ADC) by capacitor re-configuration

US Patent 10305501 · Granted May 28, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for calibrating weighting errors in split capacitance successi2025
DC-DC converter with selectable working mode2024
Sensor readout circuit for a biomagnetism measurement system2024
Overcurrent protection circuit for composite transistor devices2024
High-speed high-linearity time-interleaved dynamic operational amplifier circuit2023
High-frequency high-linear input buffer differential circuit2023
Voltage-to-time converter architecture for time-domain analog-to-digital convert2022
Binary weighted current source and digital-to-analog converter2022
Analogue-to-digital conversion method of pipelined analogue-to-digital converter2021
High linearity and low voltage input buffer circuit2021
Pipelined analog-to-digital converter2021
Method of calibrating capacitive array of successive approximation register anal2021