Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Variable read latency on a serial memory bus

Variable read latency on a serial memory bus

US Patent 10303625 · Granted May 28, 2019

Estimated economic value: $6,603,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods, devices and systems for including alternate memory access operations ov2024
Methods, devices and systems for high speed transactions with nonvolatile memory2024
Circuit and method for reading ECC from memory2023
Secured communication from within non-volatile memory device2023
Memory devices with low pin count interfaces, and corresponding methods and syst2023
Memory devices, systems, and methods for updating firmware with single memory de2022
Methods, devices and systems for high speed serial bus transactions2022
Nonvolatile memory device with regions having separately programmable secure acc2022
Encrypted gang programming2022
Variable read latency on a serial memory bus2021
Method for providing read data flow control or error reporting using a read data2021
Managed-NAND with embedded random-access non-volatile memory2019