Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for the manufacture of a semiconductor element comprising a layer for trapping charges

Process for the manufacture of a semiconductor element comprising a layer for trapping charges

US Patent 10297464 · Granted May 21, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for manufacturing a structure comprising a thin layer transferred onto a 2025
Method for forming a handling substrate for a composite structure intended for R2025
Method for forming a handling substrate for a composite structure intended for R2025
Method for manufacturing a substrate2025
Method for manufacturing a semiconductor-on-insulator substrate2025
Process for producing a receiver substrate for a semiconductor-on-insulator stru2024
Method of mechanical separation for a double layer transfer2024
Substrate for a temperature-compensated surface acoustic wave device or volume a2024
Semiconductor structure comprising a buried porous layer for RF applications2024
Method for manufacturing a substrate2023
Hybrid structure for a surface acoustic wave device2023
Method of mechanical separation for a double layer transfer2023