Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimizing the layout of circuits based on multiple design constraints

Optimizing the layout of circuits based on multiple design constraints

US Patent 10296691 · Granted May 21, 2019

Estimated economic value: $2,520,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and systems for leveraging computer-aided design variability in synthesi2023
Methods and systems for leveraging computer-aided design variability in synthesi2023
Scheduling simultaneous optimization of multiple very-large-scale-integration de2020
Resonant virtual supply booster for synchronous digital circuits having a predic2019
Increasing the resolution of on-chip measurement circuits2018
Scheduling simultaneous optimization of multiple very-large-scale-integration de2018
Enhanced parameter tuning for very-large-scale integration synthesis2018
Enhanced parameter tuning for very-large-scale integration synthesis2018
Synthesis tuning system for VLSI design optimization2018
Synthesis tuning system for VLSI design optimization2018
Stitchable global clock for 3D chips2017
Intra-run design decision process for circuit synthesis2017