Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Processor using a level 3 translation lookaside buffer implemented in off-chip or die-stacked dynamic random-access memory

Processor using a level 3 translation lookaside buffer implemented in off-chip or die-stacked dynamic random-access memory

US Patent 10296465 · Granted May 21, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Core processor and redundant branch processor with control flow attack detection2024
Programmable multi-level data access address generator2024
Programmable multi-level data access address generator2024
System and method for storing and accessing preprocessed data2024
Multi-threaded secure processor with control flow attack detection2024
Allocating and accessing memory pages with near and far memory blocks from heter2022
Allocating and accessing memory pages with near and far memory blocks from heter2022
Generating sets of training programs for machine learning models2021
Allocating and accessing memory pages with near and far memory blocks from heter2021
Allocating and accessing memory pages with near and far memory blocks from heter2021
Data block sizing for channels in a multi-channel high-bandwidth memory2019
Page migration with varying granularity2019