Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Maximizing a frame's arrangement thereby increasing processing time available to processors

Maximizing a frame's arrangement thereby increasing processing time available to processors

US Patent 10292179 · Granted May 14, 2019

Estimated economic value: $19,257,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for beam selection based on measurement periodicities2025
User equipment beam management2025
Power control for sounding reference signal resource indicator based antenna sel2025
Timing parameter management for bandwidth part switching2025
Port association with multiple demodulation reference signal (DMRS) ports2025
Frame structure design for downlink TDD-TDD carrier aggregation with pusch-less 2025
Spatial metric based mobility procedures using multi-port mobility reference sig2025
Physical uplink control channel with an adaptive number of orthogonal frequency-2025
Control signaling for sic in NR 2-codeword operating mode2025
Throughput improvement for radio frames containing time division duplex (TDD) sp2025
Methods and apparatus to facilitate wake-up signaling during discontinuous recep2025
Machine learning (ML)-based dynamic demodulator parameter selection2025