Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of manufacturing a semiconductor device with a buried doped region and a contact structure

Methods of manufacturing a semiconductor device with a buried doped region and a contact structure

US Patent 10290735 · Granted May 14, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Protection device with space saving layout2025
Transistor device2025
Semiconductor die including an edge termination structure laterally between an a2025
Transistor arrangement with a lateral superjunction transistor device2025
Fill pattern for power transistor and diode devices2025
Semiconductor die with a power device and method of manufacturing the same2024
Semiconductor die with a power device and method of manufacturing the same2024
Transistor device having a field plate2024
Transistor device2024
Transistor device having a field plate in an elongate active trench2023
Semiconductor device having a high breakdown voltage2023
Semiconductor device having a high breakdown voltage2023