Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › State handling in a tiled architecture

State handling in a tiled architecture

US Patent 10282803 · Granted May 7, 2019

Estimated economic value: $354,459,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Heuristics enabled tiled rendering2025
Real-time hardware-assisted GPU tuning using machine learning2024
Power efficient attribute handling for tessellation and geometry shaders2023
Power efficient attribute handling for tessellation and geometry shaders2023
Real-time hardware-assisted GPU tuning using machine learning2022
Rendering scenes using a combination of raytracing and rasterization2022
Scheduling cache traffic in a tile-based architecture2021
Techniques for ordering atomic operations2021
Real-time hardware-assisted GPU tuning using machine learning2021
Techniques for representing and processing geometry within an expanded graphics 2021
Techniques for pre-processing index buffers for a graphics processing pipeline2020
System-generated stable barycentric coordinates and direct plane equation access2020