Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Floating-point multiply-add with down-conversion

Floating-point multiply-add with down-conversion

US Patent 10282169 · Granted May 7, 2019

Estimated economic value: $85,582,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Private memory management using utility thread2025
Multiple object grasping using robotics2025
Hardware RDMA transport including new hole and received after a hole acknowledge2025
RDMA NIC utilizing packet level request and response interleaving2025
Rigid-flexible coupled continuum robot unit and continuum robot2025
Hardware acceleration for motion blur with ray tracing2025
Birfield flexible variable-stiffness continuum robot unit and continuum robot2025
Color state techniques for graphics processors2025
Hardware support for conversion between integer and floating-point data2025
Hardware support for conversion between integer and floating-point data2025
Superscalar execution using pipelines that support different precisions2025
Superscalar execution using pipelines that support different precisions2025