Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for manufacturing a semiconductor device including a vertical channel between stacked electrode layers and an insulating layer

Method for manufacturing a semiconductor device including a vertical channel between stacked electrode layers and an insulating layer

US Patent 10276590 · Granted Apr 30, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor memory device2025
Semiconductor memory device2025
Electric machine2025
Semiconductor storage device and method of manufacturing semiconductor storage d2025
Electric machine and magnetic field portion2024
Semiconductor storage device and method for manufacturing semiconductor storage 2024
Semiconductor device and method for manufacturing the same2024
Semiconductor device and semiconductor storage device2024
Memory device2024
Semiconductor storage device and manufacturing method thereof2023
Semiconductor device with hybrid channel2023
Elevator, suspension body for the elevator, and manufacturing method for the sus2023