Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor memory device and writing operation method thereof in which first memory cells of a page that are in a first group of contiguous columns are programmed and verified separately from second memory cells of the same page that are in a second group of contiguous columns that does not overlap with the first group

Semiconductor memory device and writing operation method thereof in which first memory cells of a page that are in a first group of contiguous columns are programmed and verified separately from second memory cells of the same page that are in a second group of contiguous columns that does not overlap with the first group

US Patent 10276243 · Granted Apr 30, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory system generating error correction code parity based on rank2025
Memory system2025
Memory system2025
Memory system2025
Memory system2025
Nonvolatile memory including intermediate buffer and input/output buffer and mem2025
Memory system and method2025
Memory system for performing an erase voltage application operation and an erase2025
Memory system2025
Controlling memory including managing a correction value table2025
Memory system and memory device2025
Memory system2025