Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated structures and methods of forming vertically-stacked memory cells

Integrated structures and methods of forming vertically-stacked memory cells

US Patent 10269819 · Granted Apr 23, 2019

Estimated economic value: $24,438,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System for predicting properties of structures, imager system, and related metho2025
Vertical transistor, integrated circuitry, method of forming a vertical transist2025
Memory devices having vertical transistors and methods for forming the same2025
Semiconductor formation using hybrid oxidation2025
Memory devices having vertical transistors and methods for forming the same2025
Memory devices having vertical transistors and methods for forming the same2025
Method of forming semiconductor structure2025
Memory devices having vertical transistors and methods for forming the same2025
Memory having a continuous channel2025
On-die formation of single-crystal semiconductor structures2025
Bonded memory device and fabrication methods thereof2025
Memory devices having vertical transistors and methods for forming the same2024