{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Droop detection and regulation for processor tiles", "item": "https://www.patentleaderboard.com/patent/10248177"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Droop detection and regulation for processor tiles

Droop detection and regulation for processor tiles

US Patent 10248177 · Granted Apr 2, 2019

Estimated economic value: $24,341,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated current monitor2025
Integrated current monitor using variable drain-to-source voltages2025
On-demand IP initialization within power states2025
Device and method for two-stage transitioning between reduced power states2025
Method and apparatus for managing power states2024
Device and method for efficient transitioning to and from reduced power state2024
Terminal line interface module for undersea open cable system access2024
Using a hardware-based controller for power state management2024
Method and apparatus for managing a controller in a power down state2024
Fast droop detection circuit2024
Fast droop detection circuit2024
Device and method for reducing save-restore latency using address linearization2024