Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-bit error correction method and apparatus based on a BCH code and memory system

Multi-bit error correction method and apparatus based on a BCH code and memory system

US Patent 10243589 · Granted Mar 26, 2019

Estimated economic value: $2,148,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Louvered canopy2025
Mobile phone2025
Transformer assisted joint entity and relation extraction2025
Machine-learned model for duplicate crash dump detection2025
Oscillation wave generation circuit and construction method for the same2025
Forgery detection of face image2025
Metasurfaces for high-efficient IR photodetectors2024
Fingerprint-based data classification2024
Image processing method and apparatus, and computer storage medium2024
Structural stabilizer for fiber and conventional proppant complex in efficient p2023
Charging system and control method thereof where a sink terminal transmits a req2023
Method and system for balanced-weight sparse convolution processing2023