Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Continuous-time delta-sigma ADC with scalable sampling rates and excess loop delay compensation

Continuous-time delta-sigma ADC with scalable sampling rates and excess loop delay compensation

US Patent 10243578 · Granted Mar 26, 2019

Estimated economic value: $7,875,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High density linear capacitor in semiconductor technologies2025
Kickback reduction in bootstrapped switches2025
Kickback reduction in bootstrapped switches2025
Techniques for timing adjustment2025
Noise shaping in multi-stage analog-to-digital converters2024
Noise shaping in multi-stage analog-to-digital converters2024
Dynamic range adjustment for analog-to-digital converter (ADC)2024
Gain stabilization2024
Gain stabilization2024
Pipelined analog-to-digital conversion2023
Pipelined analog-to-digital conversion2023
Pipelined analog-to-digital conversion2023