Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Computing system with a cache invalidation unit, a cache invalidation unit and a method of operating a cache invalidation unit in a computing system

Computing system with a cache invalidation unit, a cache invalidation unit and a method of operating a cache invalidation unit in a computing system

US Patent 10210088 · Granted Feb 19, 2019

Estimated economic value: $7,969,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processing wakeup requests in a processing system having power management circui2025
Vehicle control device2023
Safe-stating a system interconnect within a data processing system2023
Hot plugging of sensor2022
Circuitry for checking operation of error correction code (ECC) circuitry2021
Duty cycle control for reduced dynamic power consumption2021
Real-time on-chip data transfer system2020
Data processing system having lockstep operation2020
Dynamic suppression of error detection in processor switch fabric2020
Cache-coherent multiprocessor system and a method for detecting failures in a ca2020
Memory management2019
Systems and methods for asymmetric memory access to memory banks within integrat2019