Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Retention flip-flop circuits for low power applications

Retention flip-flop circuits for low power applications

US Patent 10205440 · Granted Feb 12, 2019

Estimated economic value: $9,923,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic power efficient low power flip-flop2025
Poly-bit cells2025
Power efficient retention flip flop circuit2025
Power efficient retention flip flop circuit2025
Adaptive row patterns for custom-tiled placement fabrics for mixed height cell l2024
On-the-fly multi-bit flip flop generation2024
On-the-fly multi-bit flip flop generation2024
Integrated circuit design using multi-bit combinational cells2023
CFET architecture for balancing logic library and SRAM bitcell2023
Clock multiplexer circuitry with glitch reduction2023
Placement and simulation of cell in proximity to cell with diffusion break2023
On-the-fly multi-bit flip flop generation2023