Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods, apparatus and system for vertical finFET device with reduced parasitic capacitance

Methods, apparatus and system for vertical finFET device with reduced parasitic capacitance

US Patent 10204904 · Granted Feb 12, 2019

Estimated economic value: $47,992,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Global-shutter pixel2025
Pixel with vertical transfer structure for dark current improvement, an image se2025
Central deep trench isolation shift2025
High dynamic range, backside-illuminated, low crosstalk image sensor with walls 2025
Distributed synchronous training architecture using stale weights2025
Formation of trench silicide source or drain contacts without gate damage2025
CMOS devices with asymmetrically passivated isolation structure and methods ther2025
Image sensor diagonal isolation structures2025
Dual depth junction structures and process methods2025
Uniform threshold voltage non-planar transistors2024
Dark-current inhibiting image sensor and method2024
Pixel layout with photodiode region partially surrounding circuitry2024