Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual-mode low-power low-jitter noise phased locked loop system

Dual-mode low-power low-jitter noise phased locked loop system

US Patent 10200189 · Granted Feb 5, 2019

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

VR glasses2025
Non-isolated LLC resonant converter2025
Calibration of imaging system with combined optical coherence tomography and vis2025
Method for determining load-bearing deformation of solid waste materials and sys2025
Connector, connector assembly, and electronic device2025
Wall lamp2025
JAK kinase inhibitor, preparation method for same, and applications thereof in f2025
Ranging method, radar, and vehicle-mounted radar2025
Shutdown maintenance method and apparatus for wind turbine, and device following2025
Data processing method for neural network accelerator, device and storage medium2025
Beat frequency signal processing method and apparatus2025
Digital signal modulation method for a photon artificial intelligence computing 2025