Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming a heterojunction semiconductor device having integrated clamping device

Method of forming a heterojunction semiconductor device having integrated clamping device

US Patent 10199373 · Granted Feb 5, 2019

Estimated economic value: $11,062,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electronic device2025
Process of forming an electronic device including a component structure adjacent2025
Process of forming an electronic device including a component structure adjacent2025
Shielded gate trench power MOSFET with high-k shield dielectric2025
Shielded gate trench power MOSFET with high-k shield dielectric2025
Reverse recovery charge reduction in semiconductor devices2025
Defect reduction of semiconductor layers and semiconductor devices by anneal and2025
Electronic device including a transistor and a shield electrode2024
Integrated transistor and resistor-diode-capacitor snubber2024
Systems and methods for authenticating of personal communications cross referenc2024
Up-diffusion suppression in a power MOSFET2024
Power MOSFET with improved safe operating area2024