Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Technique for defining active regions of semiconductor devices with reduced lithography effort

Technique for defining active regions of semiconductor devices with reduced lithography effort

US Patent 10199259 · Granted Feb 5, 2019

Estimated economic value: $12,551,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transistor integration on a silicon-on-insulator substrate2024
Lidar system including light emitter for multiple receiving units2024
Wavelength adaptive narrow band optical filter for a LIDAR system2024
Method of making and using a reusable mold for fabrication of optical elements2023
Lidar system with crosstalk reduction comprising a power supply circuit layer st2023
Semiconductor devices having silicon/germanium active regions with different ger2021
Semiconductor device with interconnect to source/drain2021
High-voltage transistor device with thick gate insulation layers2020
Semiconductor device with interconnect to source/drain2020
Deep fence isolation for logic cells2020
Dual-depth STI cavity extension and method of production thereof2020
Semiconductor devices including Si/Ge active regions with different Ge concentra2019