Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for a semiconductor device with integrated transient voltage suppression

Method and system for a semiconductor device with integrated transient voltage suppression

US Patent 10186509 · Granted Jan 22, 2019

Estimated economic value: $14,601,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and structure to incorporate multiple low loss photonic circuit component2025
Barium titanate films having reduced interfacial strain2023
Skip via for metal interconnects2021
Method and assembly for mitigating short channel effects in silicon carbide MOSF2020
Metal interconnects for super (skip) via integration2020
Power module2020
Edge termination designs for silicon carbide super-junction power devices2020
Low capacitance surge suppression device2019
Via and skip via structures2019
Designing and fabricating semiconductor devices with specific terrestrial cosmic2019
Power module systems and methods having reduced common mode capacitive currents 2019
Power module2019