Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for pinning memory pages in a multi-level system memory

Method and apparatus for pinning memory pages in a multi-level system memory

US Patent 10185501 · Granted Jan 22, 2019

Estimated economic value: $27,645,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-render partitioning2025
Atomic handling for disaggregated 3D structured SoCs2025
Prefetch status notification for memory prefetching2025
Implicit fence for write messages2025
Efficient data sharing for graphics data processing operations2025
On chip dense memory for temporal buffering2025
Data initialization techniques2025
Systems and methods for synchronization of multi-thread lanes2025
Systems and methods for improving cache efficiency and utilization2025
Graphics processor data access and sharing2025
Systems and methods for cache optimization2024
Multi-tile memory management2024