Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Write buffer design for high-latency memories

Write buffer design for high-latency memories

US Patent 10185498 · Granted Jan 22, 2019

Estimated economic value: $29,264,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adaptive address tracking2025
Access heatmap implementations at a host device2025
Delta predictions for page scheduling2025
Adaptive address tracking2025
Selective cache line memory encryption2025
Memory-aware pre-fetching and cache bypassing systems and methods2025
Fast failure recovery of applications2025
Systems and methods for continuous in-memory versioning2025
Adaptive control for in-memory versioning2025
Performance monitoring for a memory system2025
Memory phase monitoring and scheduling system using memory usage statistics2025
Techniques to generate access heatmaps at a memory device2024